	Type	L #	Hits	Search Text	DBs	Time Stamp	C o m m e n t s	e
1	BRS	L1	5456	(EMAIL OR (ELECTRONIC MAIL)) SAME TEXT	USPAI	2000/10/20 17:07		
2	BRS	L3	176	1 SAME SHIFT\$3	USPAI	2000/10/20 17:07		
3	BRS	L7 .	0	5 SAME LOCUS	USPAT	2000/10/20 17:10		
4	BRS	L9	0	5 SAME VOICE	USPAT	2000/10/20 17:10		
5	BRS	L5	77	3 SAME (GRAPHIC IMAGE OBJECT)	USPAT	2000/10/20 17:11		
6	BRS	L11	341	707/500,526.CCLS.	USPAT	2000/10/20 17:16		
7	BRS	L13	317	709/206.CCLS.	USPAT	2000/10/20 17:23		

69/H8/474

	Document	Issue	Title	Current OR	T
	ID	Date	Title	Current OR	Inventor
1	US `. 6134649 A	20001017	Control transfer indication in predecode which identifies control  transfer instruction and an alternate feature of an instruction	712/204	Witt, David B.
2 -	US 6134574 A	20001017	Method and apparatus for achieving higher frequencies of exactly rounded results	:	Oberman, Stuart F. , et al.
3	US 6134167 A	20001017	Reducing power consumption in computer memory	365/222	Atkinson, Lee W.
4	US 6131104 A	20001010	Floating point addition pipeline configured to perform floating  point-to-in teger and integer-to-float ing point conversion operations	708/204	Oberman, Stuart F.
5	US 6125441 A	20000926	Predicting a sequence of variable instruction lengths from previously  identified length pattern indexed by an instruction fetch address	712/210	Green, Thomas S.

	Document Issue					
<u> </u>	Document ID	Issue Date	Title	Current OR	Inventor	
6	US 6122727 A	20000919	Symmetrical instructions queue for high clock frequency scheduling	712/214	Witt, David B.	
7	US 6122679 A	20000919	Master DMA controller with re-map engine for only spawning programming  cycles to slave DMA controllers which do not match current programming	710/23	Wunderlich, Russ	
8	US 6122656 A	20000919	Processor configured to map logical register numbers to physical register numbers using virtual register numbers	709/100	Witt, David B.	
9	US 6119223 A	20000912	recovery	712/244	Witt, David B.	
10	US 6115792 A	20000905	Way prediction logic for cache array	711/128	Tran, Thang M.	
11	US 6115733 A	20000905	Method and apparatus for calculating reciprocals and reciprocal square	708/654	Oberman, Stuart F. , et al.	
12	US 6115732 A	20000905	Method and apparatus for compressing intermediate products	708/625	Oberman, Stuart F. , et al.	

Page 2 (CPaula, 10/20/2000, EAST Version: 1.01.0015)

	Document	Issue	Title	Current OR	Inventor
	ID	Date		Current Ok	
13	US 6112018 A	20000829	Apparatus for exchanging two stack registers	712/202	Tran, Thang M. , et al.
14	US 6112293 A	20000829	Processor configured to generate lookahead results from operand collapse  unit and for inhibiting receipt/executio n of the first instruction  based on the lookahead result	712/216	Witt, David B.
15	US 6112296 A	20000829	Floating point stack manipulation using a register map and speculative  top of stack values	712/222	Witt, David B. , et al.
16	US 6105129 A	20000815	Converting register data from a first format type to a second format  type if a second type instruction consumes data produced by a first  type	712/222	Meier, Stephan G. , et al.

	Document ID	Issue Date	Title	Current OR	Inventor
17	US 6101566 A	20000808	Computer system with bridge logic that includes an internal modular expansion bus and a common target interface for internal target devices	1	Woods, Robert , et al.
18	US 6097403 A	20000801	Memory including logic for operating upon graphics primitives	345/519	McMinn, Brian D.
19	us 6094668 A	20000725	Floating point arithmetic unit including an efficient close data path	708/505	Oberman, Stuart F.
20	US 6094716 A	20000725	Register renaming in which moves are accomplished by swapping rename tags	712/23	Witt, David B.
21	US 6086706 A	20000711	Document copying deterrent method	156/277	Brassil, John T. , et al.
22	US 6088715 A	20000711	Close path selection unit for performing effective subtraction within a floating point arithmetic unit	708/505	Oberman, Stuart F.

	Document ID	Issue Date	Title	Current OR	Inventor
23	us ·	20000704	Leading one prediction unit for normalizing close path subtraction  results within a floating point arithmetic unit	708/205	Oberman, Stuart F. , et al.
24	US 6085213 A	20000704	Method and apparatus for simultaneously multiplying two or more  independent pairs of operands and summing the products	708/603	Oberman, Stuart , et al.
25	US 6085212 A	20000704	Efficient method for performing close path subtraction in a floating point arithmetic unit		Oberman, Stuart F.
26	US 6081884 A	20000627	Embedding two different instruction sets within a single long instruction word using predecode bits	712/204	Miller, Paul K.

	Document ID	Issue Date	Title	Current OR	Inventor
	US *		Microprocessor including virtual address branch prediction and current		Witt, David
27	6079005 A	20000620	page register to provide page portion of virtual and physical fetch	711/213	B. , et al.
28	US 6073148 A	20000606	Displaying electronic documents with substitute fonts	707/542	Rowe, Edward R. , et al.
29	US 6070215 A	20000530	Computer system with improved transition to low power operation	710/129	Deschepper, Todd J. , et al.
30	US 6065122 A	20000516	Smart battery power management in a computer system	713/320	Wunderlich, Russ , et al.
31	US 6061786 A	20000509	Processor configured to select a next fetch address by partially	712/237	Witt, David B.
	, n		decoding a byte of a control transfer instruction		

	Document ID	Issue Date	Title	Current OR	Inventor
32	US 6058461 A	20000502	Computer system including priorities for memory operations and allowing  a higher priority memory operation to interrupt a lower priority memory	711/158	Lewchuk, W. Kurt , et al.
33	US 6055650 A	20000425	Processor configured to detect program phase changes and to adapt thereto	714/39	Christie, David S.
34	US 6052134 A	20000418	Memory controller and method for dynamic page management	345/521	Foster, Joseph E.
35	US 6045888 A	20000404	Optical volume memory	428/64.1	Chen, Wenpeng , et al.
36	us 6040845 A	20000321	Device and method for reducing power consumption within an accelerated graphics port target	345/520	Melo, Maria L. , et al.
37	US 6041405 A	20000321	Instruction length prediction using an instruction length pattern detector	712/213	Green, Thomas S.

	Document	Issue	I		
	ID	Date	Title	Current OR	Inventor
38	US 6038583 A	20000314	Method and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded products	708/628	Oberman, Stuart , et al.
39	US 6026483 A	20000215	Method and apparatus for simultaneously performing arithmetic on two or more pairs of operands	712/221	Oberman, Stuart F. , et al.
40	US ~ 6018798 A	20000125	Floating point unit using a central window for storing instructions  capable of executing multiple instructions in a single clock cycle	712/220	Witt, David B. , et al.
41	US 6016533 A	20000118	Way prediction logic for cache array	711/128	Tran, Thang M.
42	US 5991833 A .	19991123	Computer system with bridge logic that reduces interference to CPU cycles during secondary bus transactions		Wandler, Shaun V. , et al.

	Document	Issue Date	Title	Current OR	Inventor
43	US	19991116	of a computer	710/129	Alzien, Khaldoun , et al.
44	US 5983325 A	19991109	system Dataless touch to open a memory page	711/137	Lewchuk, W. Kurt
45	us 5951671 A	19990914	Sharing instruction predecode information in a multiprocessor system	712/23	Green, Thomas S.
46	US 5949055 A	19990907	Automatic geometric image transformations using embedded signals	235/469	Fleet, David J. , et al.
47	US 5948040 A	19990907	Travel reservation information and planning system	701/201	DeLorme, David M. , et al.
48	US 5948081 A	19990907	System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be		Foster, Joseph E.

	Document	Issue			_
	ID	Date	Title	Current OR	Inventor
49	US 5944815 A	19990831	Microprocessor configured to execute a prefetch instruction including an access count field defining an expected number of access	712/207	Witt, David B.
50	US 5946468 A	19990831	Reorder buffer having an improved future file for storing speculative instruction execution results	712/218	Witt, David B. , et al.
51	US 5930369 A	19990727	Secure spread spectrum watermarking for multimedia data	380/54	Cox, Ingemar J. , et al.
52	us 5918062 A	19990629	Microprocessor including an efficient implemention of an accumulate instruction		Oberman, Stuart F. , et al.
53	US 5915110 A	19990622	Branch misprediction recovery in a reorder buffer having a future file	712/239	Witt, David B. , et al.
54	US 5887086 A	19990323	Image pick-up apparatus	382/312	Tokano, Kaneyoshi
55	US 5870578 A	19990209	Workload balancing in a microprocessor for reduced instruction dispatch stalling	712/215	Mahalingaiah, Rupaka , et al.

Page 10 (CPaula, 10/20/2000, EAST Version: 1.01.0015)

	Document	Issue			_
	ID	Date	Title	Current OR	Inventor
56	US 5860074 A	19990112	Method and apparatus for displaying an electronic document with text	707/526	Rowe, Edward R. , et al.
57	US 5852813 A	19981222	Method and arrangement for entering data into a postage meter machine	705/408	Guenther, Stephan , et al.
58	US 5838458 A	19981117	Method and apparatus for linking designated portions of a received  document image with an electronic address	358/402	Tsai, Irving
59	US 5821898 A	19981013	Codeless GPS positioning method and apparatus for such codeless positioning	342/357.12	Eerola, Ville , et al.
60	US 5819301 A	19981006	Method and apparatus for reading multi-page electronic documents	707/513	Rowe, Edward R. , et al.
61	US 5765176 A	19980609	Performing document image management tasks using an iconic image having embedded encoded information	707/514	Bloomberg, Dan S.

	Document ID	Issue Date	Title	Current OR	Inventor
62	US	19980602	Embedding encoded information in an iconic version of a text image	707/529	Bloomberg, Dan S.
63	 US 5737599 A	19980407	Method and apparatus for downloading multi-page electronic documents	707/104	Rowe, Edward R. , et al.
64	US 5666208 A	19970909	with hint information Printing system with electronic light table functionality	358/296	Farrell, Michael E. , et al.
65	US 5629770 A	19970513	Document copying deterrent method using line and word shift techniques		Brassil, John T. , et al.
66	US 5592879 A	19970114	Method and apparatus for the contact-free removal of dirt from the cylinders of printing machines	101/416.1	Waizmann, Franz
67	US 5495581 A	19960227	Method and apparatus for linking a document with associated reference information using pattern matching	707/526	Tsai, Irving
68	US 5472759 A	19951205	Optical volume memory	428/65.1	Chen, Wenpeng , et al.

	Document ID	Issue Date	Title	Current OR	Inventor
69	US 5454066 A	19950926	Method and apparatus for converting a conventional copier into an electronic printer	358/1.6	Tsai, Irving
70	US 54540.67 A	19950926	Method and apparatus for converting a conventional copier into an electronic	358/1.6	Tsai, Irving
71	US 5140431 A	19920818	printer Digital electronic system for halftone printing	358/298	Cardillo, Louis A.
72	US 5128672 A	19920707	Dynamic predictive keyboard	341/23	Kaehler, Edwin B.
73	US 4905085 A	19900227	Synchronous sampling system	348/537	Faulhaber, Mark E.
74	US • 4740814 A	19880426	Preview system for an electrophotograp hic printing machine	399/15	Folkins, Jeffrey J.
75	US 4354765 A	19821019	Hyphen characterization apparatus for a typewriter	400/7	Buchanan, James C. , et al.
76	A	19801216	Text processing and display system with means for rearranging the spatial format of a selectable section of displayed data	345/25	Bringol, Charles R.
77	US 4203113 A	19800513	Radar method and apparatus	342/71	Baghdady, Elie J.

Page 13 (CPaula, 10/20/2000, EAST Version: 1.01.0015)

	Туре	L#	Hits	Search Text	DBs	Time Stamp	C o m m e n t s	E r r o r D e f i n i t i o
1	BRS	L1	5456	(EMAIL OR (ELECTRONIC MAIL)) SAME TEXT	USPAT	2000/10/20 17:07		
2	BRS	L3	176	1 SAME SHIFT\$3	USPAT	2000/10/20 17:07		
3	BRS	L7	0	5 SAME LOCUS	USPAT	2000/10/20 17:10		
4	BRS	L9	0	5 SAME VOICE	USPAT	2000/10/20 17:10		
5	BRS	L5	77	3 SAME (GRAPHIC IMAGE OBJECT)	USPAT	2000/10/20 17:11		
6	BRS	L11	341	707/500,526.CCLS.	USPAT	2000/10/20 17:16		
7	BRS	L13	317	709/206.CCLS.	USPAT	2000/10/20 17:23		